

## Agenda

- Parallel Reduction Revisited
- Warp Partitioning
- Memory Coalescing
- Dynamic Partitioning of SM Resources
- Data Prefetching




## Parallel Reduction



## Parallel Reduction

- Similar to brackets for a basketball tournament
- $\log (\mathrm{n})$ passes for n elements
- How would you implement this in CUDA?

```
__shared__ float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
        stride < blockDim.x;
        stride *= 2)
    {
        __syncthreads();
        if (t % (2 * stride) == 0)
        partialSum[t] +=
            partialSum[t + stride];
    }
        Code from http://courses.engr:ilinois.edu/ece498/a/Syllabus.htm/
```

```
__shared__ float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
stride < blockDim.x;
stride *= 2)
{
Computing the sum for the
elements in shared memory
__syncthreads();
    if (t % (2 * stride) == 0)
        partialSum[t] +=
        partialSum[t + stride];
    }
                                Code from http//courses.engr.ilinois.edu/lece498/a//sylabus.htm/
```



Code from htpp://courses.eng.r.ilinois.eeduece4988a/syllabus.him

```
__shared__ float partialSum[];
// ... load into shared memory
unsigned int t = threadIdx.x;
for (unsigned int stride = 1;
        stride < blockDim.x;
        stride *= 2)
    {
                - As stride increases, what do more threads do?
    __syncthreads();
        partialSum[t] +=
            partialSum[t + stride];
}

\section*{Parallel Reduction}

- \(1^{\text {st }}\) pass: threads \(1,3,5\), and 7 don't do anything \(\square\) Really only need \(n / 2\) threads for \(n\) elements

\section*{Parallel Reduction}


Parallel Reduction

- \(2^{\text {nd }}\) pass: threads 2 and 6 also don't do anything

\section*{Parallel Reduction}

- \(3^{\text {rd }}\) pass: thread 4 also doesn't do anything

\section*{Parallel Reduction}

- In general, number of required threads cuts in half after each pass

\section*{Parallel Reduction}


\section*{Parallel Reduction}


\section*{Parallel Reduction}

```

- shared__ float partialSum[]
// ... load into shared memory
unsigned int t = threadIdx.x;
for(unsigned int stride = blockDim.x / 2;
stride > 0;
stride /= 2)
{
__syncthreads();
if (t < stride)

```

```

        partialSum[t] += म\squareロロ\square\square\square\square
            partialSum[t + stride];
    }
Code from http://courses.engrililinois.edu/ece498/al/Syllabus.html

```
```

__shared___ float partialSum[]
// ... load into shared memory
unsigned int t = threadIdx.x;
for(unsigned int stride = blockDim.x / 2;
stride > 0;
stride /= 2)
{
__syncthreads();

## Parallel Reduction



## Parallel Reduction



- $1^{\text {st }}$ pass: threads $4,5,6$, and 7 don't do anything $\square$ Really only need $n / 2$ threads for $n$ elements


## Parallel Reduction



- $2^{\text {nd }}$ pass: threads 2 and 3 also don't do anything


## Parallel Reduction



- $3^{\text {rd }}$ pass: thread 1 also doesn't do anything

| Parallel Reduction <br> ■ What is the difference? |  |
| :---: | :---: |
| ```if (t % (2 * stride) == 0) partialSum[t] += partialSum[t + stride];``` | ```if (t < stride) partialSum[t] += partialSum[t + stride];``` |
| stride $=1,2,4, \ldots$ | stride $=4,2,1, \ldots$ |

## Warp Partitioning

- Warp Partitioning: how threads from a block are divided into warps
- Knowledge of warp partitioning can be used to:
$\square$ Minimize divergent branches
$\square$ Retire warps early


## Understand warp partitioning $\Rightarrow$ make your code run faster

## Warp Partitioning

- Partition based on consecutive increasing threadIdx

```
Warp Partitioning
    ■ 1D Block
    \squarethreadIdx.x between 0 and 512 (G80/GT200)
    \square W a r p ~ n ~
        - Starts with thread 32n
        - Ends with thread 32(n + 1) - 1
        Last warp is padded if block size is not a multiple
        of 32
```



Warp Partitioning

- 2D Block
$\square$ Increasing threadIdx means
- Increasing threadIdx.x
- Starting with row threadIdx.y == 0



## Warp Partitioning

- 3D Block
$\square$ Start with threadIdx.z == 0
$\square$ Partition as a 2D block
$\square$ Increase threadIdx. z and repeat


Divergent branches are within a warp!

## Warp Partitioning

- For warpSize $==32$, does any warp have a divergent branch with this code:

```
if (threadIdx.x > 15)
{
        // ...
    }
```

Not all ALUs do useful work! Worst case: 1/8 peak performance


Image from: http://bps10.idav.ucdavis.edu/talks/03-fatahalian_gpuArchTeratiop_BPS_SIGGRAPH2010.pdff

## Warp Partitioning

## Warp Partitioning

■ For any warpSize > 1, does any warp

- Given knowledge of warp partitioning, have a divergent branch with this code: which parallel reduction is better?

```
if (threadIdx.x > warpSize - 1)
{
    // ...
}
```

    partialSum[t] +
        partialSum[t + stride];
            stride \(=1,2,4\),
                                stride \(=4,2,1\),
    



## Warp Partitioning

- $2^{\text {nd }}$ Pass

stride $=1,2,4, .$.

stride $=4,2,1, \ldots$


## Memory Coalescing

- Given a matrix stored row-major in global memory, what is a thread's desirable access pattern?


```
                                    lll
                                    M
```

M

## Memory Coalescing

- Given a matrix stored row-major in global memory, what is a thread's desirable
Given a matrix stored row-major in global memory, what is a thread's desirable access pattern?
$\square$ a) column after column
- Individual threads read increasing, consecutive memory address
$\square$ b) row after row
- Adjacent threads read increasing, consecutive memory addresses



## Memory Coalescing


b) row after row


## Memory Coalescing

- Global memory bandwidth (DRAM)
$\square \mathrm{G} 80-86.4 \mathrm{~GB} / \mathrm{s}$
$\square$ GT200 - 150 GB/s
- Achieve peak bandwidth by requesting large, consecutive locations from DRAM $\square$ Accessing random location results in much lower bandwidth


## Memory Coalescing

- Memory coalescing - rearrange access patterns to improve performance
- Useful today but will be less useful with large on-chip caches


## Memory Coalescing

- The GPU coalesce consecutive reads in a half-warp into a single read
- Strategy: read global memory in a coalesce-able fashion into shared memory
$\square$ Then access shared memory randomly at maximum bandwidth
- Ignoring bank conflicts - next lecture


## SM Resource Partitioning

- Recall a SM dynamically partitions

SM Resource Partitioning

- Recall a SM dynamically partitions resources:

```
Thread block slots
Thread slots
Registers
Shared memory
SM
```


## SM Resource Partitioning

- We can have
$\square 8$ blocks of 96 threads
$\square 4$ blocks of 192 threads
$\square$ But not 8 blocks of 192 threads
G80 Limits

| Thread block slots | 8 |
| :--- | :--- |

Thread slots
768
8 K registers / 32 K memory
Registers
Shared memory 16K

SM

## SM Resource Partitioning

- We can have (assuming 256 thread blocks) $\square 768$ threads (3 blocks) using 10 registers each $\square 512$ threads (2 blocks) using 11 registers each
- More registers decreases threadlevel parallelism
- Can it ever increase performance?


## G80 Limits

8
768
8 K registers / 32 K memory 16K

## SM Resource Partitioning

■ We can have (assuming 256 thread blocks) $\square 768$ threads (3 blocks) using 10 registers each $\square 512$ threads (2 blocks) using 11 registers each

|  | G80 Limits |  |
| :--- | :--- | :--- |
| Thread block slots | 8 |  |
| Thread slots | 8 |  |
| Registers |  | 868 |
|  | 8 K registers / 32K memory |  |
| Shared memory | 16 K |  |
|  |  |  |

## SM Resource Partitioning

- Performance Cliff: Increasing resource usage leads to a dramatic reduction in parallelism
$\square$ For example, increasing the number of registers, unless doing so hides latency of global memory access


## SM Resource Partitioning

- CUDA Occupancy Calculator
$\square$ http://developer.download.nvidia.com/comput e/cuda/CUDA Occupancy calculator.xIs


## Data Prefetching

- Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
float f = a * b + c * d;
float f2 = m * f;
```


## Data Prefetching

## Data Prefetching

- Independent instructions between a global memory read and its use can hide memory latency

```
float m = Md[i];
```

float $f=a * b+c * d$;
float $\mathrm{f} 2=\mathrm{m}$ * f ;

## Data Prefetching

- Independent instructions between a global memory read and its use can hide memory


## Data Prefetching

 latency effectively increase the number of independent instructions between global memory read and use```
float m = Md[i];
```

float $f=a * b+c * d ;$
float $\mathrm{f} 2=\mathrm{m} * \mathrm{f}$; Use global memory after
the above line from enough warps hide the memory latency

## Data Prefetching

- Recall tiled matrix multiply:


## Data Prefetching

```
for (/* ... */)
{
    // Load current tile into shared memory
    __syncthreads();
    // Accumulate dot product
    __syncthreads();
    }
```

- Tiled matrix multiply with prefetch:
// Load first tile into registers
for (/* ... */)
\{
// Deposit registers into shared memory
__syncthreads();
// Load next tile into registers
// Accumulate dot product
__syncthreads();
\}


## Data Prefetching

## Data Prefetching

- Tiled matrix multiply with prefetch:
- Tiled matrix multiply with prefetch:

```
// Load first tile into registers
for (/* ... */)
{
    // Deposit registers into shared memory
    __syncthreads();
    // Load next tile into registers
    // Accumulate dot product
    __syncthreads();
}
```

// Load first tile into registers
for (/* ... */)
\{
// Deposit registers into shared memory
_syncthreads();
V/ Load next tile into registers. Prefetch for next
// Accumulate dot product iteration of the loop
__syncthreads();
\}

## Data Prefetching

■ Tiled matrix multiply with prefetch:
// Load first tile into registers
for (/* ... */)
\{
// Deposit registers into shared memory
__syncthreads();
// Load next tile into registers
// Accumulate dot product executed by enough
These instructions
\} threads will hide the memory latency of the prefetch

